

AMENDMENTS TO THE CLAIMS

Please amend the claims as indicated hereafter.

Claims:

1. (Currently Amended) A system for testing an abstracted timing model representative of an integrated circuit design comprising:

a controller;

memory associated with said controller for storing electronic format instructions;

said controller is configured to:

receive a reference timing value representative of a time required for a signal to

propagate through a path represented by a first model of a circuit;

~~Receive~~ receive an extracted model timing value representative of a time required

for a signal to propagate through a path represented by a second model of

the circuit, wherein the second model is an abstraction of the first model;

determine difference between said reference timing value and said extracted
model timing value;

determine whether said difference is within a predetermined permissible range;

and

output ~~indication~~ an indication of success if said difference falls within said
predetermined permissible range.

2. (Currently Amended) The system of claim 1, wherein said memory is further configured to store data representing said predetermined permissible range.

3. (Currently Amended) The system of claim 1, wherein said controller is configured in accordance with said electronic format instructions stored on said memory.

4. (Currently Amended) The system of claim 1, wherein said controller is further configured to generate the first model, ~~a first structural model representative of a signal path~~.

5. (Cancelled)

6. (Cancelled)

7. (Currently Amended) The system of claim 6₁, wherein said controller is further configured to generate said reference timing value.

8. (Currently Amended) The system of claim 7₁ wherein said controller is further configured to generate said extracted model timing value.

9. (Currently Amended) The system of claim 5₂, wherein said controller is further configured to generate said predetermined structural model and to extract said parasitic values.

10. (Currently Amended) The system of claim 6₂, wherein said controller is further configured to generate said second model. ~~predetermined extracted timing model~~

11. (Currently Amended) A method of testing an abstracted timing model, comprising the steps of:

receiving a reference timing value representative of a time required for a signal to propagate through a path represented by a first model of a circuit;

receiving an extracted model timing value representative of a time required for a signal to propagate through a path represented by a second model of the circuit, wherein the second model is an abstraction of the first model;

determining the difference between said reference timing value and said extracted model timing value;

determining whether said difference is within a predetermined permissible range; and
outputting an indication of success if said difference falls within said predetermined permissible range.

12. (Cancelled)

13. (Cancelled)

//

14. (Currently Amended) The method of claim 12, further comprising the step of generating said first model. ~~predetermined structural model~~.

//

15. (Currently Amended) The method of claim 13, further comprising the step of generating said second model. ~~predetermined extracted timing model~~.

16. (Currently Amended) A computer program for testing an abstracted timing model, the computer program comprising:

a first code segment for receiving a reference timing value representative of a time required for a signal to propagate through a path represented by a first model of a circuit;

a second code segment for receiving an extracted model timing value representative of a time required for a signal to propagate through a path represented by a second model of the circuit, wherein the second model is an abstraction of the first model;

a third code segment for determining the difference between said reference timing value and said extracted model timing value; and

a fourth code segment for outputting an indication of success if said difference falls within said predetermined permissible range

17. (Cancelled)

18. (Cancelled)

//

19. (Currently Amended) A computer program according to claim 17, further comprising a sixth code segment for generating said first model. ~~predetermined structural model~~.

20. (Currently Amended) A computer program according to claim 18, further comprising a sixth code segment for generating said second model. ~~predetermined-extracted-timing-model.~~


21. (New) A method for testing an abstracted timing model, comprising the steps of:
comparing a first value that is responsive to a time required for a signal to propagate through a path represented by a first model of a circuit with a second value that is responsive to a time required for a signal to propagate through a path represented by a second model of the circuit, wherein the second model is an abstraction of the first model; and
outputting a result of the step of comparing the first value and the second value.

22. (New) The method of claim 21, wherein the result identifies a difference between the first and second values.

23. (New) The method of claim 21, wherein the result indicates whether a difference between the first and second values exceeds a pre-determined threshold.

24. (New) A system for testing an abstracted timing model, comprising:
means for comparing a first value that is responsive to a time required for a signal to propagate through a path represented by a first model of a circuit with a second value that is responsive to a time required for a signal to propagate through a path represented by a second model of the circuit, wherein the second model is an abstraction of the first model; and
means for outputting a result of the step of comparing the first value and the second value.

25. (New) The system of claim 24, wherein the result identifies a difference between the first and second values.



26. (New) The system of claim 24, wherein the result indicates whether a difference between the first and second values exceeds a pre-determined threshold.
